

FIG. 3 **CBUS** 11 **ROM** -16 ROW DECODER 12-TIMING CONTROLLER **MEMORY ARRAY SENSE** COLUMN SWITCH CIRCUIT 13 **AMPLIFIER** UNIT COLUMN DECODER 14-15 **DBUS** ABUS




FIG. 5





FIG. 6






FIG. 8




FIG. 9




FIG. 10




FIG. 11





FIG. 12



g .<u>ෆ</u> ₩, אַכ wl\_n  $wl_n+1$ · wl\_n+2 wl\_n+3 dcs2  $wl_n+m$ wl\_n+m+1 ≌